# Pipelining

Philipp Koehn

~~26 March 2018~~

7 Oct 2019

HW4 - Soon !

Laundry Analogy

Laundry Pipelined

Speed-up

- Theoretical speed-up: 3 times

- Actual speed-up in example: 2 times

  – sequential: 1:30+1:30+1:30+1:30 = 6 hours

  – pipelined: 1:30+0:30+0:30+0:30 = 3 hours

- Many tasks $\rightarrow$ speed-up approaches theoretical limit

mips instruction pipeline

Computer Systems Fundamentals: Pipelining

IF • Fetch instruction from memory

DI • Read registers and decode instruction
(note: registers are always encoded in same place in instruction)

EX • Execute operation OR calculate an address

MEM • Access an operand in memory

WB • Write result into a register

Time for Instructions

optimistic?

RAM is slow

- Breakdown for each type of instruction

Instruction class	Instr. fetch	Register read	ALU oper.	Data access	Register write	Total time
Load word (lw)	200ps	100ps	200ps	200ps	100ps	800ps
Store word (lw)	200ps	100ps	200ps	200ps		700ps
R-format (add)	200ps	100ps	200ps		100ps	600ps
Brand (beq)	200ps	100ps	200ps			500ps

| | 200 | 400 | 600 | 800 | 1000 | 1200 | 1400 | 1600 | 1800 |

lw $t1, 100($t0): Instruction Fetch | Reg. read | ALU | Data access | Reg. write

lw $t2, 104($t0): Instruction Fetch | Reg. read | ALU | Data access | Reg. write

lw $t3, 108($t0): Instruction Fetch

Speed-up

- Theoretical speed-up: 4 times

- Actual speed-up in example: 1.71 times

  – sequential: 800ps + 800ps + 800ps = 2400ps

  – pipelined: 1000ps + 200ps + 200ps = 1400ps

- Many tasks $\rightarrow$ speed-up approaches theoretical limit

Design for Pipelining

- All instructions are 4 bytes

  $\rightarrow$ easy to fetch next instruction

Design for Pipelining

- All instructions are 4 bytes

  $\rightarrow$ easy to fetch next instruction

- Few instruction formats

  $\rightarrow$ parallel op decode and register read

Design for Pipelining

- All instructions are 4 bytes

  $\rightarrow$ easy to fetch next instruction

- Few instruction formats

  $\rightarrow$ parallel op decode and register read

- Memory access limited to load and store instructions

  $\rightarrow$ stage 3 used for memory access, otherwise operation execution

- All instructions are 4 bytes

  $\rightarrow$ easy to fetch next instruction

- Few instruction formats

  $\rightarrow$ parallel op decode and register read

- Memory access limited to load and store instructions

  $\rightarrow$ stage 3 used for memory access, otherwise operation execution

- Words aligned in memory

  $\rightarrow$ able to read in one instruction

  (aligned = memory address multiple of 4)

hazards

- Hazard = next instruction cannot be executed in next clock cycle

- Types

    - structural hazard

    - data hazard

    - control hazard

Structural Hazard

- Definition: instructions overlap in resource use in same stage

- For instance: memory access conflict

	1	2	3	4	5	6	7
i1	FETCH	DECODE	MEMORY	MEMORY	ALU	REGISTER	
i2		FETCH	DECODE	MEMORY	MEMORY	ALU	REGISTER
				conflict			

- MIPS designed to avoid structural hazards

Data Hazard

- Definition: instruction waits on result from prior instruction

- Example

data dependence

```
add $s0, $t0, $t1
sub $t0, $s0, $t3
```

  – add instruction writes result to register $s0 in stage 5
  – sub instruction reads $s0 in stage 2

⇒ Stage 2 of sub has to be delayed

- We overcome this in hardware

Graphical Representation


```
200        400        600        800       1000
```

```
add $s0,$t0,$t1
```

IF — ID — EX — MEM — WB

- **IF: instruction fetch**

- **ID: instruction decode**

- **EX: execution**

- **MEM: memory access**

- **WB: write-back**

Add and Subtract

- Add wiring to circuit to directly connect output of ALU for next instruction

Load and Subtract

```
        200        400        600        800       1000       1200
```

```
lw $s0,20($t0)
```

| IF | | ID | | EX | | MEM | | WB |

bubble   bubble   bubble   bubble   bubble

```
sub $t0,$s0,$t3
```

| IF | | ID | | EX | | MEM | | WB |

- Add wiring from memory lookup to ALU

- Still 1 cycle unused: "pipeline stall" or "bubble"

- Code with data hazard

```
lw   $t1, 0($t0)
lw   $t2, 4($t0)
add  $t3, $t1, $t2
sw   $t3, 12($t0)
lw   $t4, 8($t0)
add  $t5, $t1, $t4
sw   $t5, 16($t0)
```

Reorder Code

- Code with data hazard

```
lw  $t1, 0($t0)
lw  $t2, 4($t0)
add $t3, $t1, $t2
sw  $t3, 12($t0)
lw  $t4, 8($t0)
add $t5, $t1, $t4
sw  $t5, 16($t0)
```

- Reorder code (may be done by compiler)

- Code with data hazard

```
lw  $t1, 0($t0)          lw  $t1, 0($t0)
lw  $t2, 4($t0)          lw  $t2, 4($t0)      forwarding
add $t3, $t1, $t2        lw  $t4, 8($t0)
sw  $t3, 12($t0)         add $t3, $t1, $t2
lw  $t4, 8($t0)          sw  $t3, 12($t0)
add $t5, $t1, $t4        add $t5, $t1, $t4
sw  $t5, 16($t0)         sw  $t5, 16($t0)
```

- Reorder code (may be done by compiler)

- Load instruction now completed in time

- Also called branch hazard

- Selection of next instruction depends on outcome of previous

- Example

$$\begin{array}{l}
\text{add \$s0, \$t0, \$t1} \\
?\quad \underline{\text{beq}} \text{ \$s0, \$s1, ff40} \\
\text{sub \$t0, \$s0, \$t3}
\end{array}$$

  – sub instruction only executed if branch condition fails

  → cannot start until branch condition result known

- Assume that branches are never taken

  $\rightarrow$ full speed if correct

- More sophisticated

  – keep record of branch taken or not

  – make prediction based on history

this is not a full explanation

$\rightarrow$ "branch delay"

speculative execution

pipelined data path

Datapath

combinational or asynchronous

IF:
Instruction Fetch

ID: Instruction decoder
register file read

EX: Execute /
address calculate

MEM:
Memory access

WB:
Write Back

Selector

PC

Add

4

Instruction Memory

Address

Instruction

Sign extended

Read register 1

Read register 2

Registers

Write register

Write data

Read data 1

Read data 2

Shift Left

ADD

Selector

ALU

Zero

Result

Address

Data Memory

Write data

Read data

Selector

Pipelined Datapath

load

# Load: Stage 3

Load: Stage 4

Load: Stage 5

store

Store: Stage 4

add

Computer Systems Fundamentals: Pipelining

IF:
Instruction Fetch

ID: Instruction decoder
register file read

EX: Execute /
address calculate

MEM:
Memory access

WB:
Write Back

Add

4

Selector

PC

Address

**Instruction
Memory**

Instruction

ADD

Sign
extended

Shift
Left

Read
register 1

Read
data 1

Read
register 2

Registers

Write
register

Read
data 2

Write
data

Selector

ALU

Zero

Result

Address

Read
data

**Data
Memory**

Write
data

Selector

can't skip: structural hazard

# write to register

Which Register?

Problem

- Write register

  – decoded in stage 2

  – used in stage 5

- Identity of register has to be passed along

Data Path for Write Register

pipelined control

Pipelined Control

- At each stage, information from instruction is needed

  – which ALU operation to execute

  – which memory address to consult

  – which register to write to

- This control information has to be passed through stages

Pipelined Control

time
t : written
by ID

time t+1:
read by EX

Control

EX

M

M

WB

WB

WB

IF   **ID**   **EX**   **MEM**   **WB**